首页> 外文OA文献 >Ultrathin compound semiconductor on insulator layers for high-performance nanoscale transistors
【2h】

Ultrathin compound semiconductor on insulator layers for high-performance nanoscale transistors

机译:绝缘层上的超薄化合物半导体,用于高性能纳米晶体管

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

Over the past several years, the inherent scaling limitations of silicon (Si) electron devices have fuelled the exploration of alternative semiconductors, with high carrier mobility, to further enhance device performance(1-8). In particular, compound semiconductors heterogeneously integrated on Si substrates have been actively studied(7,9,10): such devices combine the high mobility of III-V semiconductors and the well established, low-cost processing of Si technology. This integration, however, presents significant challenges. Conventionally, heteroepitaxial growth of complex multilayers on Si has been explored(9,11-13)-but besides complexity, high defect densities and junction leakage currents present limitations in this approach. Motivated by this challenge, here we use an epitaxial transfer method for the integration of ultrathin layers of single-crystal InAs on Si/SiO(2) substrates. As a parallel with silicon-on-insulator (SOI) technology(14), we use 'XOI' to represent our compound semiconductoron-insulator platform. Through experiments and simulation, the electrical properties of InAs XOI transistors are explored, elucidating the critical role of quantum confinement in the transport properties of ultrathin XOI layers. Importantly, a high-quality InAs/dielectric interface is obtained by the use of a novel thermally grown interfacial InAsO(x) layer (similar to 1 nm thick). The fabricated field-effect transistors exhibit a peak transconductance of similar to 1.6 mS mu m(-1) at a drain-source voltage of 0.5 V, with an on/off current ratio of greater than 10,000.
机译:在过去的几年中,硅(Si)电子器件固有的尺寸限制已推动了对载流子迁移率更高的替代半导体的探索,以进一步提高器件性能(1-8)。特别是,已经对异质集成在Si衬底上的化合物半导体进行了积极的研究(7,9,10):此类器件结合了III-V半导体的高迁移率和完善的低成本Si技术工艺。然而,这种集成提出了巨大的挑战。常规上,已经探索了在Si上进行复杂多层的异质外延生长(9,11-13),但是除了复杂性之外,高缺陷密度和结漏电流也限制了这种方法。受这一挑战的激励,在这里我们使用外延转移方法在Si / SiO(2)衬底上集成单晶InAs超薄层。作为与绝缘体上硅(SOI)技术(14)的并行,我们使用“ XOI”来表示我们的复合绝缘体上半导体平台。通过实验和仿真,研究了InAs XOI晶体管的电学特性,阐明了量子限制在超薄XOI层传输特性中的关键作用。重要的是,通过使用新型的热生长界面InAsO(x)层(类似于1 nm厚)可以获得高质量的InAs /介电界面。所制造的场效应晶体管在0.5 V的漏源电压下表现出类似于1.6 mSμm(-1)的峰值跨导,开/关电流比大于10,000。

相似文献

  • 外文文献
  • 中文文献
  • 专利
代理获取

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号